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Abstract—Piezoelectric vibration energy harvesting has drawn
much research interest over the last decade towards the goal of
enabling self-sustained wireless sensor nodes. In order to make
use of the harvested energy, interface circuits are needed to
rectify and manage the energy. Among all active interface circuits,
SSHI (synchronized switch harvesting on inductor) and SECE
(synchronous electric charge extraction) are widely employed
due to their high energy efficiencies. However, the cold-startup
issue still remains since an interface circuit needs a stable DC
supply and the whole system is completely out of charge at the
beginning of implementations or after a certain period of time
without input vibration excitation. In this paper, a new cold-
startup SSHI interface circuit is presented, which dynamically
increases the open-circuit voltage generated from the piezoelectric
transducer (PT) in cold-state to start the system under much
lower excitation levels. The proposed circuit is designed and
fabricated in a 0.18 µm CMOS process and experimentally
validated together with a custom MEMS (microelectromechanical
systems) harvester, which is designed with split electrodes to work
with the proposed power extraction circuit. The experiments
were performed to start the system from the cold state under
variable excitation levels. The results show that the proposed
system lowers the required excitation level by at least 50% in
order to perform a cold-startup. This aids restarting of the energy
harvesting system under low excitation levels each time it enters
the cold state.
Keywords: Energy harvesting, energy conversion, piezo-
electric transducers, power conditioning, CMOS, rectifiers,
synchronized switch harvesting on inductor (SSHI).
I. INTRODUCTION
Along with the wide expansion of Internet of Things (IoT),
low-power sensor modules are being designed to interface
between the physical world and the Internet [1]. Powering
these ubiquitous wireless sensor nodes and making them
fully self-sustained still remains a key challenge for industrial
and academic research. In the past decade, there has been
increasing research interest in harvesting energy from the
environment to power distributed low-power electronics [2]–
[4]. Among all energy harvesting solutions, harvesting ambient
kinetic vibration energy becomes more promising in appli-
cations where kinetic vibration continuously or periodically
occurs [5]–[8]. Over the past several years, different types of
vibration energy transducers have been proposed based on a
variety of transducer types, such as electrostatic, piezoelectric,
electromagnetic, etc [9], [10]. Among all these energy trans-
ducers, piezoelectric transducers (PT) are widely employed
The authors are with the Department of Engineering, University of Cam-
bridge, Cambridge, CB2 1PZ, U.K.
(a) FBR circuit.
(b) SSHI circuit.
Fig. 1: Widely employed FBR and SSHI circuits.
to harvest ambient kinetic energy due to their relatively high
power density and the compatibility with conventional CMOS
processes. In PTs, Lead Zirconate Titanate (PZT) is widely
used for macroscopic harvesters due to its high piezoelectric
charge constant and other materials, such as Aluminum Nitride
(AlN) and Zinc Oxide (ZnO), are typically used in MEMS
(Microelectromechanical System) PTs [11].
As the transduced energy from the PTs is of a highly
variable AC form over a wide range of excitation levels,
this energy cannot be directly used to drive an electrical
load since most electronic devices require stable DC voltage
supplies. Hence, an interface circuit is needed to rectify the
harvested energy and store it in an energy storage device to
provide continuous DC power [12]–[16]. Among all interface
circuits, full-bridge rectifiers (FBR) are widely used due to
their simplicity and stability. A circuit implementation of a
FBR is shown in Fig. 1a. While a PT is vibrating, it can be
modeled as a current source IP in parallel with a capacitor
CP . Despite the advantages, a FBR usually sets a high voltage
2threshold to overcome before it starts to extract energy from
the PT to a storage capacitor, CS , connected at the output.
In order to overcome the threshold set by the FBR, the
voltage across the PT, VPT , has to attain either VS + 2VD or
−(VS+2VD). Hence, VPT must be flipped between these two
threshold values for every half period of IP and the electric
charge used to flip VPT is wasted. Assuming the open-circuit
voltage amplitude (zero-to-peak) generated from the PT is
VOC , the threshold voltage can be expressed as:
VOC > VS + 2VD (1)
This threshold can be as high as several volts in some
cases and this is relatively hard to be attained for MEMS
PTs. Although this condition can be marginally satisfied under
high excitation levels, the power extraction efficiency of a
FBR can be extremely low since most of generated charge
is wasted due to the threshold. In order to improve the power
efficiency under low excitation levels, many active interface
circuits, using linear or nonlinear energy extraction techniques,
have been proposed recently [17]–[27].
Among all active interface circuits, SSHI (synchronized
switch harvesting on inductor) is believed to be one of the most
energy-efficient circuits [28]–[35]. Fig. 1b shows a widely
used SSHI rectifier. In a SSHI circuit, an inductor is employed
to synchronously flip the voltage across the PT with a RLC
oscillation loop. At each zero-crossing moment of IP , VPT
starts to decrease or increase from VS+2VD or −(VS+2VD),
respectively. This is also the moment while |VPT | attains its
peak value. Assuming VPT is positive before voltage flipping
is performed, a pulse signal φP is generated to close the RLC
loop for a certain period of time to allow current to flow
through the diode located on the left. While VPT needs to
be flipped in the other direction, φN is generated to close the
right-side path of the RLC circuit. As a SSHI circuit helps flip
VPT , the amount of wasted charge is significantly decreased;
hence, the overall power efficiency is increased.
In order to keep the operation of the SSHI circuit, a DC
power supply is needed. However, while the system is in a
cold state, all the capacitors in the system are not charged and
the DC supply is not available. The cold state corresponds
to the time while the energy harvesting system is initially
implemented or the stored energy decreases to a near-zero
level due to leakage and quiescent power consumption after
a long period of time without ambient vibration. Hence, the
cold-startup of an energy harvesting system is crucial to
keep the operation of the system. For a SSHI circuit with
an built-in voltage regulator, the voltage across the capacitor
CS needs to attain a certain level to generate a stable DC
supply, represented as VDD. Before VDD is available, all the
switches are open and the SSHI circuit simply works as a full-
bridge rectifier (FBR). As the FBR introduces high voltage
thresholds, as previously mentioned, the energy extraction
efficiency in this case can be extremely low or even zero
when the excitation level is low. Therefore, the voltage VS may
never be charged up to provide a functional VDD under low
excitation levels and the circuit does not extract any energy.
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Fig. 2: A cantilevered piezoelectric transducer with strain
distribution along the length to explain the inspiration of the
proposed cold-startup SSHI circuit.
In this paper, a new SSHI interface circuit with cold-startup
capability is presented in Section II. The detailed circuit
implementations and simulations are shown in Section IV.
The fabricated CMOS circuit is co-integrated with a custom
MEMS PT for experiments in the following section and a
conclusion is provided at the end.
II. PROPOSED SYSTEM
For most of reported SSH rectifiers [30], [32], [36]–[38],
cold-startup issue has not been addressed. When these systems
are in cold-state, the whole system is out of charge and the
synchronized switching signals cannot be generated. In this
case, the SSH circuits are not working actively and whole
system works as a passive FBR. As previously discussed,
the voltage threshold for a FBR is that the open-circuit
voltage from the PT should satisfy the condition expressed
in (1). Before a regulated DC power supply, noted as VDD,
is available from the extracted power by the FBR, the high
voltage threshold set in (1) can be too high to be satisfied
under low excitation levels, where the cold-startup issue arises.
In this section, a new SSHI interface circuit with cold-
startup capability is presented. As discussed, before VDD is
available in the system to generate synchronized switching
signals, the system simply works as a passive FBR. In order to
help start the system under low excitation levels, the proposed
system dynamically changes the effective open-circuit voltage
3Fig. 3: System architecture of the proposed circuit.
(VOC) generated from the PT to overcome the threshold of (1).
For instance, when the system is in the cold-state, the system
chooses to use only a specific region of the PT to effectively
increase VOC by sacrificing some generated power. This idea is
inspired by analysis on the strain distribution in a cantilevered
PT, as shown in Fig. 2a. Along the length of the cantilever,
the strain due to the mechanical deformation during vibration
decreases from the clamped end to the free end. The strain
distribution is plotted in Fig. 2b. In order to explain how to
increase VOC during the cold-state by the proposed circuit,
the cantilever is analyzed by splitting it into three regions.
The first region is close to the clamped end, where the strain
is high. The second region is the rest of non-zero strain region,
where strain is relatively low. The third region is where the
proof mass is present and the strain in this region is zero.
While the cantilever is vibrating, the generated open-circuit
voltage from each region is proportional to the strain in this
region. Hence, it can be seen that the open-circuit voltage
generated in only region 1 can be much higher than using
the two regions 1+2. In order to start the SSHI rectification
system from its cold state, it is preferred to have higher VOC
when then system is working as a passive FBR during the
cold state due to the voltage threshold set in (1). Hence, the
proposed system dynamically disconnects the region 2 to use
only the region 1 to effectively increase VOC . As a result, VOC
can be significantly increased even under low excitation levels
and the SSHI rectification system can be started after VS is
charged to a level to provide a stable VDD power supply to the
system. When the region 2 is disconnected by the proposed
system, the total generated power from the PT is decreased
since the power in the region 2 is sacrificed for the purpose of
obtaining a higher VOC . Hence, after the system is started and
VDD is available, the proposed system is able to dynamically
connects the region 2 back to the system to make use of the
energy generated in this region.
As the proposed cold-startup SSHI interface circuit dynam-
ically chooses different connection configurations on different
regions in a PT, a specific PT with split electrode is required
for the proposed system. In this implementation, the electrode
layer of the PT is split into two regions which cover a small
high-strain area close to the clamped end and a large low-
strain area close to the free end. The inherent capacitors of
the high-strain and low-strain regions of the PT are noted as
C1 and C2, respectively. The ratio of the two regions is chosen
according to the environmental excitation conditions and C1
is recommended to be smaller than C2 to have an obvious
VOC increase for the region 1. The split-electrode design of
a PT is not the focus of this work since this specific design
is just adopted to co-integrate with the proposed cold-startup
SSHI interface circuit. The fabricated MEMS PT is just used
to experimentally evaluate the proposed system.
Similar electrode-splitting designs have been reported pre-
viously. In [39], the electrode is split into three regions along
the strain direction so that the power generated in different
regions can be used for different parts of the rectification
system. In this design, the open-circuit voltage amplitudes
generated in all the three regions is approximately equal due to
the splitting direction. Hence, this design does not inherently
increase open-circuit voltage level to help cold startup. In
[40], electrode is split along a direction orthogonal to the
strain direction. Hence, the generated open-circuit voltage
amplitudes are different for different regions. In this work,
the electrode is split in a similar way to [40]; however, this
electrode-splitting design is first used to inherently increase
the open-circuit voltage to help cold startup together with a
new CMOS rectification circuit.
The architecture of the proposed system is shown in Fig.
3. The proposed cold-startup SSHI interface circuit is imple-
mented on-chip (except the inductor L) in a 0.18µm CMOS
process. Two off-chip capacitors are employed to serve as
energy storage capacitors. While the system is in the cold
state, the DC supply to the system, VDD, is 0V and the SSHI
rectifier is not operating. The two regions of the PT, noted
as C1 and C2, are disconnected by default and only C1 is
connected to the rectifier since the signal CON (short for
connect) is low. The signal CONH is the shifted version of
4CON with a higher voltage level for logic ‘1’. In this case, the
switches controlling the inductor are kept OFF due to low φP
and φN signals and the system simply works as a passive FBR.
As the voltage generated in C1 is high, it can easily overcome
thresholds set in (1) and charge the storage capacitor CS to
a voltage level until a DC supply VDD is available. Once the
VDD is available, the signal CONH goes high to connect
C2 into the system and the SSHI circuit is powered ON. As a
result, the extracted power can be significantly increased due to
the additional energy from the region 2 and the operating SSHI
circuit. Level shifters are employed to provide over-drive the
gates of the analog switches. Detailed circuit implementations
for all the blocks of the proposed system will be provided in
Section IV.
III. MODELING
In this section, the proposed system is modeled and the ex-
tracted power is calculated. In the time domain, the modeling
can be performed in two stages. The first stage is when the
system is started from the cold state until VDD is available.
In this stage, the system works as a full-bridge rectifier (FBR)
and only region 1 of the PT is active. The second stage is
the time after the system is started and VDD is available. In
this stage, region 2 is connected to the system and the SSHI
circuit operates to increase extracted power.
A. First stage
Assuming the open-circuit voltage amplitude generated
from the region 1 is VOC1 and the internal capacitance of
the region 1 is C1, the total amount of charge generated in the
region 1 in one vibration period is:
Q1 = 4C1VOC1 (2)
As previously mentioned, the FBR sets a threshold on the
input voltage and the voltage generated from the PT should
attain VS + 2VD or −(VS + 2VD) in order to transfer energy
to the storage capacitor CS , as shown in Fig. 4a. Hence,
the charge between these two thresholds is wasted and this
wastage occurs twice in one period since the voltage across
the PT, VPT , needs to be flipped twice. This wasted amount
charge in one period can be expressed as:
Qloss1 = 4C1(VS + 2VD) (3)
The remaining charge is transferred into CS and is ex-
pressed as:
QS = 4C1(VOC1 − VS − 2VD) (4)
Assuming the voltage increase in CS is small, the power
transferred into CS can be calculated as:
PS = fPQSVS = 4fPC1VS(VOC1 − (VS + 2VD)) (5)
where fP is the vibration frequency. There is a small voltage
increase in the capacitor CS and it can be expressed as:
(a) FBR.
(b) SSHI.





(VOC1 − (VS + 2VD)) (6)
Hence, the voltage VS after each vibration period can be
expressed as:
VS(n) = VS(n− 1) + ∆VS (7)
where VS(0) = 0 V is assumed to be the initial condition.
B. Second stage
After VS attains VDD (assuming a buck converter or a
simple voltage regulator is employed to generate VDD), a
stable power supply is available and the system goes into the
second stage. Now, the region 2 of the PT is connected into
the system and the SSHI circuit is being powered to flip the
voltage across the PT. Assuming the capacitance of the region
2 is C2, the total capacitance connected to the system in this
stage is C1+2 = C1 +C2. The open-circuit voltage generated
by regions 1+2 is assumed as VOC1+2 and it is obvious that
this value is lower than VOC1, which is generated by region
1. Hence, the total amount of charge generated in one period
for this stage is:
Q2 = 4C1+2VOC1+2 (8)
After VPT is flipped, there is a voltage loss, VF , due to the
resistive damping in the RLC oscillation loop, as shown in
Fig. 4b. The voltage loss can be approximately expressed as:





) = (VS + 2VD)ηF (9)
5where L is the inductor, R is the total resistance in the RLC





) is the loss ratio. Hence,
the remaining charge to be transferred into CS is:
QS = 2C1+2(2VOC1+2 − ηF (VS + 2VD)) (10)
The power transferred to CS can also be calculated as:
PS = fPQSVS = 2fPC1+2VS(2VOC1+2 − ηF (VS + 2VD))
(11)




(2VOC1+2 − ηF (VS + 2VD)) (12)
Hence, the VS value after each period can be calculated as:
VS(n) = VS(n− 1) + ∆VS (13)
where VS(0) equals to VDD in this stage.
C. Simulation
In this section, a simulation is performed to calculate VS
and the output power before and after the circuit is started.
In the simulation, the capacitors in the two regions are set
as C1 = 0.9 nF and C2 = 3.6 nF, the vibration frequency
is fP = 219 Hz, the open-circuit voltages generated by the
region 1 and region 1+2 are VOC1 = 4.2 V and VOC12 = 2 V,
respectively. The voltage flipping loss ratio ηF is assumed to
be 0.5. The required DC supply for the system is VDD =
1.5 V. These assumptions are based on the same values to be
used in the experiments in this paper.
Fig. 5a shows the simulated VS and output power values for
500 seconds starting from the cold state. The VS is calculated
with equations (7) and (13) and the output power is calculated
with equations (5) and (11). The VS value goes to a level
around 8 V and does not go higher because the excitation level
cannot overcome the threshold set by the SSHI voltage flip loss
VF , which is increased by a higher VS value, as expressed in
(9). Since VS does not increase, the power tends to zero. A
zoom-in figure showing the first 100 s is shown in Fig. 5b. It
can be seen from the zoom-in figure that VS attains 1.5 V at
around 63 s and from this moment, the SSHI circuit is powered
ON and the region 2 is connected to the system. Hence, VS
increases faster after this moment due to much higher output
power, which is shown as a dashed line in the figure. The
abrupt jump in the power graph is due to the combining of
region 2 and the startup of the SSHI circuit.
IV. CIRCUIT IMPLEMENTATIONS
This section describes the implementation of the proposed
cold-startup SSHI energy harvesting system, which consists
of three sub-sections: the conventional SSHI interface circuit
(including synchronous signal generation, inductor driving,
etc.), the cold-startup circuit (including voltage regulation,
connection configuration circuits and circuit to generate sig-
nals to dynamically configure the connection of the two
regions of the PT) and an example of the PT to experimentally
evaluate the proposed system.
(a)
(b)
Fig. 5: Simulated VS and output power values for (a) the first
500 s and (b) the zoom-in figure in the first 100 s.
A. SSHI circuit
A SSHI interface circuit is presented in this section and
the circuit diagram and associated waveforms are shown in
Fig. 6. The figure shows that the SSHI circuit interconnects
between the PT and a storage capacitor with three blocks:
FBR, peak detection and switch control blocks. The FBR
employs four on-chip Schottky-barrier diodes with measured
forward voltage drop at around VD ≈ 0.25 V.
The peak detection block aims to detect the moment while
|VPT | (or |VP − VN |) attains its peak value, which is also
the zero-crossing moment of the current source IP in the
PT [30], [32]. While |VPT | is at its peak value and begins
to decrease, the diodes of the FBR are just about to turn
OFF. At this instant, one of VP and VN is close to −VD
and it starts to increase. In this block, two continuous-time
comparators are employed to compare VP and VN with a
reference voltage Vref , which is set slightly higher than −VD.
Hence, while VP or VN starts to increase from −VD, one of
the two comparators is triggered and this signal indicates the
moment when the voltage needs to be flipped. The outputs
of these two comparators are ANDed and the resulting signal
SY N is a synchronous signal to control voltage flipping. A D-
flip-flop is employed to detect the polarization of VPT while it
needs to be flipped. The signals φP and φN selectively copy
the signal SY N according to the level of PN to drive the
two analogue switches in the switch control block. Two level
shifters are employed to shift the ON-state voltage level of
φP and φN to a higher level to over-drive the gates to fully
turn ON the two switches. The waveforms of these signals are
shown in Fig. 6b. In the switch control block, two large NMOS
6(a) Circuit diagram.
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Fig. 6: SSHI interface circuit and associated waveforms.
transistors are employed as switches and the two Schottky
diodes are on-chip implemented. The inductor is implemented
off-chip and the circuit is tested with different values of L in
order to implement different voltage flip efficiencies.
B. Level shifters and DC-DC converter
Since the voltage at any node in the system, especially VP
and VN , can be any voltage between −VD and VS + VD
during operation, the gate of the three NMOS switches, as
shown in the proposed system architecture in Fig. 3, need to
be over-driven. In order to fully turn ON these three analog
switches, three level shifters are employed. The signals, CON ,
φP and φN , are shifted from VDD to a higher voltage level
VDDA for the logic ‘1’, where VDDA = 3VDD. Fig. 7 shows
the circuit diagram of the voltage level shifter used in this
implementation, where VDD = 1.5 V and VDDA = 4.5 V.
Fig. 7: Circuit diagram of the level shifter.
A switched-capacitor (SC) DC-DC converter is employed
to generate the gate over-driving voltage level VDDA and
the circuit implementation is shown in Fig. 8. In order to
drive the SC DC-DC converter, an on-chip ring-oscillator
is designed to output a clock signal of around 8 kHz. The
clock signal is down-scaled to 1 kHz with a frequency divider.
The 1 kHz signal is then cross-coupled with its delayed and
inverted version with two NAND gates to provide two non-
overlapping clock signals φ1 and φ2. These two signals are
then shifted with two identical level shifters to drive the SC
DC-DC converter. The level shifters are the same as shown in
Fig. 7. The SC DC-DC converter has a output-to-input voltage
ratio of 3/1; hence, a voltage level of 3VDD is generated at the
output. The SC converter generates VDDA, which is used in
the level shifters providing the switch driving signals φ1 and
φ2. Hence, the two level shfiters depend on the voltage level
generated in the following converter. As a result, in the first
several clock cycles, the VDDA level is charged up gradually
from 0 V and it attains VDDA = 3VDD after some clock
cycles. The ring oscillator employed in this implementation
consumes 184 nW power and the whole DC-DC converting
block shown in Fig. 8 consumes 195 nW.
C. Cold-startup circuit
This section presents the cold-startup circuit to be employed
together with the split-electrode PT introduced in previous
sections. According to Fig. 3, the key signal to be generated
from the cold-startup circuit is CON , which connects the
region 2 of the PT to the rectification circuit. The circuit
diagram is shown in Fig. 9a, which consists of a voltage
regulator and a connection control block. VDD is designed
to be 1.5 V in this implementation. CS and CDD are two
energy storage capacitors, which are also shown in Fig. 3. The
voltage regulator block employs a band-gap voltage reference
and a continuous-time comparator to generate a signal RDY
to transfer energy from CS to CDD. The signal RDY is
shifted to a higher level, RDYH , to fully drive the PMOS
switch with a level shifter and the shifted version of RDY
is measured in the measurement section. The circuit diagram
of the nano-power comparator is shows in Fig. 10. The
comparator compares the reference voltage with a divided
version of VDD to turn OFF the PMOS switch while VDD
7Fig. 8: Generation of gate over-driving voltage level VDDA.
(a) Circuit diagram.
(b) Waveforms.
Fig. 9: Cold-startup circuit and associated waveforms.
attains 1.5 V and turn ON the PMOS switch while VDD goes
too low in order to keep VDD around 1.5 V. While the system
is in the cold state, the signal RDY keeps low. Hence, CS
and CDD are connected in this case to buildup VDD. This
corresponds to the period before t1 in Fig. 9b. During this
period, since VDD is gradually increased from 0 V to 1.5 V,
the output signal CON of the D-flip-flop in the connection
control block keeps low via a pull-down resistor. While VDD
achieves 1.5 V at t1, RDY and RDYH go high to turn OFF
the PMOS switch to stop increasing VDD. The rising edge
of RDY triggers the flip-flop to generate a high level CON .
As the DC supply VDD is available and the SSHI circuit is
powered from t1, the high CON signals connects the region 2
of the PT to the system to further increase the extracted power
and; therefore, the SSHI circuit is started from its cold state.
D. Custom MEMS PT to test the circuit
This section presents the split-electrode MEMS PT used to
experimentally evaluate the proposed interface circuit. The PT
is shown in Fig. 11, where the top electrode of the PT is split
into two regions. The size of the cantilever is 9 mm × 9 mm.
The proof mass occupies 9 mm × 3 mm at the free end and
rest area of the cantilever is covered by the two electrodes. The
two regions share a common bottom electrode and only the top
electrode is split, so there are three electrode pads shown in the
die photo, which correspond to the two top electrodes and the
bottom electrode. The top electrode of C1 is always connected
to the proposed system; however, that of C2 is connected with
a NMOS switch to the system. The switch is controlled by a
signal CONH , which is maintained at a low level during
the cold-state. After the system is started, CONH goes high
to connect the region 2 to the system to extract the energy
8Fig. 10: Circuit diagram of the comparator used in the system.
generated in this region. In the following section, this PT is co-
integrated with the proposed system to experimentally evaluate
the cold-startup capability under low excitation levels.
V. MEASUREMENT RESULTS
A. Experimental setup
The experimental setup is shown in Fig. 12. The split-
electrode MEMS PT is placed on a shaker (LSD V406 M4-
CE) excited by a sine wave signal at the natural frequency
of the PT (219 Hz). The signal is generated from a function
generator (Agilent Technologies 33250A) and amplified by a
power amplifier (LDS PA100E). There are three signal wires
connecting between the PT and the test chip, of which one
is for the bottom electrode and the other two are for the two
top electrode regions of the PT. The chip is fully self-powered
with an on-chip voltage regulator and the experiment starts
from the cold state, while both energy storage capacitors, CS
and CDD, are out of charge. As previously explained, during
the cold state, VDD is not available and the SSHI circuit is
not operating. Hence, the whole system simply works as a
passive full-bridge rectifier (FBR). In addition, as the region 2
of the PT is disconnected from the system by default, the small
region 1 can generate a high open-circuit voltage compared to
using a monolithic electrode covering both the two regions.
Before measurements on the proposed cold-startup system,
the MEMS PT is first characterized to show the increased
open-circuit voltage from the region 1 compared to the regions
1+2. The measured open-circuit voltage levels are shown in
Fig. 13. The results show that, when only region 1 is used,
the open-circuit voltage is increased by more than 2×. This
is a significant improvement since it implies that, when the
proposed cold-startup SSHI circuit is employed, the required
excitation level to start the whole system from its cold state
is lowered by at least 50% while the system dynamically
disconnects the region 2 during the cold state. For instance,
the open-circuit voltage generated from the PT, VOC , should
be greater than VS + 2VD in order to overcome the threshold
set by the FBR. Assuming VS needs to attain 1.5 V before
the system can be started, it requires VOC to be at least 2 V
(since VD ≈ 0.25 V). Hence, for conventional SSHI interface
circuits, the excitation level should be higher than 1.6 g, as
shown in Fig. 13, to perform a cold-startup. However, the
proposed system is able to start the system at 0.8 g, since
only the region 1 is used and the open-circuit voltage from
the region 1 attains 2 V at 0.8 g.
B. Cold-startup measurements
Fig. 14 shows the die photo of the proposed cold-startup
SSHI interface circuit. The circuit was implemented in a
0.18 µm CMOS process. The active area of the proposed
circuit together with the on-chip FBR is around 0.2 mm2. The
measurements are focused on how the circuit is started from
its cold state. Hence, before the measurements, the remaining
charge in the two energy storage capacitors, CS and CDD,
is cleared to ensure that VS ≈ 0 V and VDD ≈ 0 V. These
two capacitor are implemented off-chip and their capacitance
values are CS = 100 µF and CDD = 4.7 µF.
Fig. 15 shows the measured waveforms of VPT , SY N ,
RDYH and CON , which are illustrated in the circuit
schematics in Fig. 6a and Fig. 9a. The signal VPT is the
mathematical difference between the two nodes VP and VN .
As the oscilloscope used in the measurements has only four
channels, two oscilloscopes are employed to measure the
voltage at five nodes. As seen in Fig. 15, the first three signals
are obtained with the four channels of the first oscilloscope (at
nodes VP , VN , SY N and RDYH) and last signal, CON , is
obtained with the second oscilloscope. Three time markers are
labeled in the figure: t1, t2 and t3. At t1, the voltage across the
storage capacitor VS is very low and the system is still in the
cold state. Hence, the SY N , RDYH and CON signals are
low because there is no DC supply available in the system. The
low SY N signal indicates that the voltage VPT is not flipped
using the SSHI circuit. The low RDYH signal indicates that
VDD is not available as it does not yet attain its preset value
1.5 V. The low CON signals indicates that region 2 of the PT
is not connected into the system in order to generate a higher
open-circuit voltage from region 1. At the moment t2, VDD
reaches 1.5 V and the voltage regulator block starts to regulate
VDD with the regulating signal RDYH . Once the regulating
signal RDYH is present, CON goes high to connect the
region 2 of the PT into the system. CON also enables SY N
signal to start to flip the voltage VPT , hence, starting the SSHI
circuit. The top outline of the signal VPT equals to the voltage
VS+2VD. After t2, it can be clearly observed that VS increases
faster. This is due to the additional charge from region 2 of
the PT and the operating SSHI circuit.
Fig. 16 shows the measured transient waveforms for short
periods of time at moments t1 and t3, which are labeled in
Fig. 15. In Fig. 16a, the SSHI is not started; hence, the system
works as a FBR, which can be seen from the waveform of
VPT . During this period, SY N keeps low indicating the non-
operating SSHI circuit and CON keeps low indicating that
region 2 of the PT is not connected. In Fig. 16b, a stable
VDD is available to power the system; hence, the SSHI circuit
is operating and the voltage VPT is being flipped correctly at
each rising edge of SY N . In addition, signal CON goes high
to connect region 2 of the PT to the system.
9Fig. 11: Die photo and diagram of the MEMS PT connected to the proposed system during measurements.
Fig. 12: Experimental setup.
Fig. 13: Measured open-circuit voltage amplitude, VOC , from
only region 1 and from region 1+2.
Fig. 17a shows the measured VS for 100 s and the initial
VS is near 0 V. The excitation level is 1.6 g; hence, the
corresponding open-circuit voltage amplitude for region 1 is
around 4.2 V and that for regions 1+2 combined is around
2 V, which can be observed in Fig. 13. The experiments were
performed with three inductor values for the SSHI circuit:
0.22 mH, 0.47 mH and 1 mH. The VS values were noted every
5 s until 100 s. It can be seen from the figure that VS increases
Fig. 14: Optical micrograph of the proposed circuit.
Fig. 15: Measured waveform starting from the cold state under
1.6 g acceleration level.
slowly at the beginning until it achieves around 1.57 V at 45 s.
This moment corresponds to the time instant t2 labeled in Fig.
15, when the VDD achieves its preset value and the SSHI
circuit starts to operate. Hence, after 45 s, VS increases faster
than before. The output power transferred into CS in this 100 s
is shown in Fig. 17b. The values obtained in this figure are
calculated from the measured VS values in Fig. 17a by dividing
the increased energy in CS by 5 s. The increased energy in CS
can be calculated by ∆E = 12CS(VS(n)
2 − VS(n− 1)2). As
seen from the figure, the power stays extremely low before the
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(a) Waveforms at time t1. (b) Waveforms at time t3.
Fig. 16: Measured waveforms before and after the circuit is started from its cold state at t1 and t3 respectively, corresponding
to Fig. 15.
system is started since it works as a FBR in this case. After
the SSHI is powered at 45 s, the output power is significantly
increased to higher values.
Additional measurements were performed by decreasing the
vibration excitation level from 1.6 g to 1.0 g, which corre-
sponds to an open-circuit voltage from region 1 at 2.5 V. From
Fig. 13, it can be seen that the regions 1+2 can only generate
an open-circuit around 1.2 V under 1.0 g. In order to overcome
the threshold set by a full-bridge rectifier (FBR), the open-
circuit voltage amplitude should be greater than VS + 2VD.
Hence, for a 1.2 V input voltage if the electrode of the PT
is monolithic, VS can only be charged to 0.7 V theoretically
(VD ≈ 0.25 V). This low VS value is not enough to generate a
valid VDD and start the system from the cold state. However,
the proposed scheme can increase the open-circuit voltage
to 2.5 V and eventually charge VS to a high value to start
the system. The measured VS and output power over 200 s
measurements is shown in Fig. 18. The VS values shown in
this figure were measured for every 10 s and the output power
is calculated in a similar way as in Fig. 17b, but dividing the
increased energy by 10 s. Due to the lower excitation level,
it takes around 130 s to charge VS to start the system, which
is much longer than the 45 s under 1.6 g. However, it shows
the capability of starting the system from cold state under an
excitation level comparable to that of a conventional system,
which cannot be started using a monolithic PT electrode.
In this implementation, the capacitance ratio between the
two electrode regions (C1 and C2) was chosen at 1/4 and the
results in Fig. 13 show that the open-circuit voltage from C1 is
approximately twice of the voltage from C1+2. The percentage
of C1 can be chosen even smaller to increase the voltage
generated from this region; however, this would decrease the
power in this region and take longer time to start the system
from the cold state. Hence, the trade-off on the percentage
of C1 should focus on the environmental excitation levels to
enable the system to perform cold-startup operations in a short
time period.
VI. CONCLUSION
This paper presents a new cold-startup SSHI interface circuit
capable of starting the SSHI circuit from its cold-start under
much lower excitation levels. A CMOS chip is designed and
fabricated and a custom MEMS PT is co-integrated with the
CMOS chip to experimentally evaluate the proposed interface
circuit. In order to test the chip, the MEMS PT is designed
to have its electrode split into two regions: one small high-
strain region close to the clamped end and, one large low-
strain region close to the free end. At the cold state, all
energy storage devices in the system are not charged and there
is no stable DC power supply for the SSHI circuit. Hence,
the system works as a simple full-bridge rectifier (FBR) in
this case. With the proposed cold-startup circuit, the system
dynamically disconnects the low-strain region of the PT in
order to increase the open-circuit voltage generated only in the
high-strain region. Due to the high voltage generated from this
region, the proposed system can be easily started under much
lower excitation levels. After the SSHI circuit is started with a
valid power supply VDD, the system dynamically enables the
low-strain region to further improve the power performance
due to the additional charge generated in this region and
the operating SSHI circuit. The experimental results show
that the proposed system can be started from its cold state
under a much lower excitation level compared to conventional
energy harvesting interfaces. The required excitation level to
start the proposed system is lowered by 50% compared to a
conventional SSHI interface.
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